Please type a plus sign (+) inside this box ->	H

Substitute for form 1449A/B/PTO				Complete if Known		
				Application Number	Unassigned	
INIE	DMATION	DISCI	ASLIDE	Filing Date J	January 28, 2004	·
INFORMATION DISCLOSURE STATEMENT BY APPLICANT				First Named Inventor	Yutaka ARIMA	
				Group Art Unit	Unassigned	
(Use as many sheets as necessary)			sary)	Examiner Name	Unassigned	
Sheet	1	of	1	Attorney Docket Number	402952/SAKAI	

U.S. PATENT DOCUMENTS						
	U.S. Palent Docu	ment	Name of Patentee or Applicant			
Doc. No.	Application or Patent Number	Kind Code			Name of Patentee or Applicant Date of Publication	
A1	2003/0030081		Arima	2/13/2003		
•						
				_		
	·					
						
	A1	Doc. No. Application or Patent Number A 1 2003/0030081	U.S. Palent Document	Doc. No. U.S. Palent Document Application or Patent Number Code Name of Patentee or Applicant	Doc. No. Doc. No. Application or Patent Number Code Name of Patentee or Applicant Date of Publication	

				FOREIG	N PATENT DOCUMENTS			
Foreign Patent Document					Translation			
Examiner Initials	Doc. No.	Office	Application or Patent Number	Kind Code	Name of Patentee or Applicant	Date of Publication	Yes	No*+
SW	A2	JP	2002-222944 A		K.K. KITAKYUSYU TECHNOLOGY CENTER	8/9/2002		X+

		OTHER • NON PATENT LITERATURE DOCUMENTS			
Examiner Initials Doc. No.		Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item			
	(book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number (s), publisher, city and/or country where published.	Yes	No*+		
Sur	А3	T. SHIBATA et al., "A Functional MOS Transistor Featuring Gate-Level Weighted Sum and Threshold Operations" <i>IEEE Transactions on Electron Devices, June 1992, pp. 1444-1455, Vol. 39(6)</i>			
Sur	Α4	T. HASHIMOTO et al., "Thin Film Effects of Double-Gate Polysilicon MOSFET," Extended Abstracts of the 22 nd (1990 International) Conference on Solid State Devices and Materials, Sendai, 1990, pp. 393-396, JAPAN			
نساك	A 5	T. HIRAMOTO et al., "Low Power and Low Voltage MOSFETs with Variable Threshold Voltage Controlled by Back-Bias," <i>IEICE Trans. Electron, February 2000, pp. 161-169, Vol. E84-C(2).</i>			

Examiner Signature	Solution	Date Considered	9-9-2004

A concise statement of relevance is being submitted in fleu of a translation. 37 CFR 1.98(a)(3).
 An English-language equivalent/patent, or an English-language abstract, or an English-language version of the search report or action by a foreign patent office in a counterpart foreign application indicating the degree of relevance found by the foreign office is being submitted in fleu of a concise explanation of relevance under 37 CFR 1.98(a)(3).